Family list 16 family members for: JP60245173 Derived from 15 applications.

1 INSULATED-GATE TYPE FIELD-EFFECT SEMICONDUCTOR DEVICE Publication info: JP2648784B2 B2 - 1997-09-03

JP6125088 A - 1994-05-06

- 2 INSULATED GATE TYPE SEMICONDUCTOR DEVICE Publication info: JP60245172 A 1985-12-04
- 3 INSULATED GATE TYPE SEMICONDUCTOR DEVICE Publication info: JP60245173 A 1985-12-04
- 4 MANUFACTURE OF INSULATED GATE TYPE SEMICONDUCTOR DEVICE

Publication info: JP60245174 A - 1985-12-04

- Method of making a thin film translator with laser recrystallized source and drain Publication info: US4727044 A - 1988-02-23
- Insulated gate field effect transistor and its manufacturing method Publication info: US4959700 A 1990-09-25
- 7 Insulated gate field effect transistor and its manufacturing method Publication info: US5142344 A 1992-08-25
- 8 Insulated gate field effect transistor and its manufacturing method Publication info: US5313077 A 1994-05-17
- 9 Insulated gate field effect transistor Publication info: US5315132 A - 1994-05-24
- 10 Insulated gate field effect transistor
 Publication info: US5543636 A 1996-08-06
- 11 Insulated gate field effect transistor and its manufacturing method Publication info: US6221701 B1 2001-04-24
- 12 Operation method of semiconductor devices Publication info: US6635520 B1 2003-10-21
- 13 Method of forming a semiconductor device including recombination center neutralizer
 Publication info: US6660574 B1 2003-12-09
- 14 Insulated gate field effect transistor and its manufacturing method Publication info: US6680486 B1 2004-01-20
- 15 Operation method of semiconductor devices Publication info: US6734499 B1 2004-05-11

Data supplied from the esp@cenet database - Worldwide

English Translation

Japanese Laid-Open Patent

Laid-open No. : Sho 60-245173

Laid open Date : December 4, 1985

Application Number: Sho 59-100251

Filing Date : May 18,1984

Inventor(s) : Shunpei YAMAZAKI

Applicant : Semiconductor Energy Laboratory Co., Ltd.

21-21, 7-chome Kitakarasuyama, Setagaya-ku, Tokyo

SPECIFICATION

1. Title of the Invention

INSULATED GATE TYPE SEMICONDUCTOR DEVICE

2. Claims

1. An insulated gate type semiconductor device wherein a channel formation region of an insulated gate type filed effect transistor comprises a non-single crystal semiconductor added with hydrogen or halogen elements, and a pair of impurity regions constituting a source and a drain neighboring said semiconductor has crystal growth promoted more than that of the semiconductor, and said regions having crystal growth promoted are

- provided as to extend to said channel formation region under the gate electrode.
- The insulated gate type semiconductor device of 2. Claim 1 wherein the channel formation region added halogen elements with hydrogen orconcentration of 1 atom% or more comprises a non-single crystal semiconductor and semiconductor with crystal growth promoted more than that ofsaid non-single crystal semiconductor.

Detailed Description of the Invention [Technical Field]

The present invention relates to an insulated gate type field effect semiconductor device (hereinafter referred to as IGF) utilized for a semiconductor integrated circuit, a liquid crystal display panel, etc.

[Description of Background Art]

IGFs utilizing single crystal silicon are widely utilized in the field of semiconductors. A typical example is Japanese Patent Pub. No. Sho 50-1986 "SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF" invented by the present inventor. However, with regard to IGF whose channel formation region not added with hydrogen is not made of a single crystal semiconductor, but made of a non-single crystal semiconductor

added with hydrogen or halogen elements at a concentration of 1 atom% or more, a typical example is shown in Japanese Pat. Appl. No. Sho 53-124021 "SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF" invented by the present inventor (filed on October 7, 1978).

This IGF whose channel formation region comprises a semiconductor, especially a silicon semiconductor added with hydrogen or halogen elements, has OFF-state current of $1/10^3$ to 1/105 of that of the conventional IGF utilizing a single crystal semiconductor. Therefore it is believed that this IGF is used effectively for controlling a liquid crystal display panel. As in the example above mentioned, there are three types of semiconductors as this IGF: there are a lateral channel type IGF wherein a gate electrode is formed on a semiconductor of a channel formation region, a vertical channel type IGF mentioned in Japanese Pat. Appl. No. Sho 56-001767 "INSULATED GATE TYPE SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF" by the present inventor (January 9, 1981), and a conventional thin film IGF transistor type wherein a gate electrode is provided beneath a semiconductor composing a channel formation region. Compared with the latter two, the structure of the former is the same as that of the conventionally known IGF utilizing single crystal silicon. Thus this IGF has a superiority that established technologies can be applied.

However, a source and a drain of this IGF should be formed

not through a CVD method (including a plasma CVD method) by deposition of a thin film, but through ion implantation, etc. Donors and acceptors have to be activated by annealing under a temperature of 400°C or less, which is the range hydrogen or halogen elements are not deaired. In addition, improvement in reverse breakdown voltage between the source and the drain, especially between the drain and the channel formation region, is demanded.

[Means to Solve the Problems]

The present invention aims to solve the problems above mentioned. A gate insulator and a gate electrode above it are selectively formed on a non-single crystal semiconductor with no or little doped impurities (hereinafter non-single crystal semiconductor added with hydrogen or halogen elements is simply referred to as a semiconductor, or a non-single crystal semiconductor). Utilizing this gate electrode as a mask, impurities for the source and the drain are added by an ion implantation method or the like. For example, phosphorous or arsenic is added for N channel type, and boron is added for P channel type, into the non-single crystal semiconductor to constitute impurity regions. After that, strong light is irradiated at 400° C or less to the regions added with these inactive impurities, thereby performing strong light anneal (hereinafter simply referred to as light anneal). Thus the semiconductor is transformed into a semicondcutor with hydrogen or halogen elements added and retained, and with crystallinity promoted more than that of the channel formation region, particularly a semiconductor with a polycrystal or single Moreover, by extending this structure. crystal crystallization to the channel formation region, PI or NI junctions are made into regions with high crystallinity. this manner, to improve breakdown voltage between the junctions and a non-single crystal semiconductor added with hydrogen or halogen elements for reducing OFF-state current, polycrystal regions or single crystal regions are provided in the channel formation region near the PI or NI junction interfaces.

In the conventionally known method, after an ion implantation is performed, laser anneal is performed to single crystal silicon with no hydrogen nor halogen elements added. Unlike the conventionally known method, ion implantation, then strong light anneal are performed to a non-single crystal semicondcutor with hydrogen or halogen elements added at a concentration of 1 atom% or more, generally 5 to 20 atom%, preferably this light is scanned from one end to the other end of the substrate. Thus crystal growth is to be a part of the processes, crystallinity is promoted, and impurity regions are formed.

[Results]

As a result, in the structure of the IGF of the present invention, junction breakdown voltage of a source and a drain,

especially of a drain, can be made as high as that of a single crystal semiconductor. Compared with a thin film transistor including the conventional amorphous semiconductor, the breakdown voltage is higher by nearly 20 V. In addition, a gate electrode is provided above a non-single crystal semiconductor composing a channel formation region on a substrate. Active impurity regions having optical Egs of 1.6 eV to 1.8 eV which is approximately the same as that of optical Eg (1.7 to 1.8 eV in the case of a silicon semiconductor) of this non-single crystal semiconductor are obtained. Since Eg is the same as or approximately the same as that of the channel formation region, ON-state current flows smoothly at rise time, and OFF-state current will not likely to flow sluggishly at fall time. In other words, OFF-state current is less and ON/OFF can be switched with high speed response.

The present invention is explained according to the following embodiment.

[Embodiment 1]

As is shown in Fig. 1 (A), a quartz glass substrate of $10~\rm{cm} \times 10~\rm{cm}$ large and 1.1 mm thick is utilized as a substrate (1). A non-single crystal semiconductor (2) including an amorphous structure added with hydrogen at a concentration of 1 atom% or more is formed in a thickness of 0.2 μ by a plasma CVD (high frequency of 13.56 MHz, substrate temperature of $10~\rm{cm}$ of silane (SiH₄). A silicon nitride film (3) is

deposited thereon as a gate insulating film by a photo CVD method. That is, Si_3N_4 is formed in a thickness of 1000 Å by a reaction of Si_2H_6 with ammonia or hydrazine (a low pressure mercury lamp including a wavelength of 2537 Å and a substrate temperature of 250 $^{\circ}$ C) without utilizing a mercury enhancing method.

Then portions other than a region (5) composing an IGF are removed by a plasma etching method. This reaction is performed as $CF_4 + O_2$ (5%) at 13.56 MHz at a room temperature. A microcrystal or polycrystal semiconductor of N^+ conductivity type is deposited in a thickness of 0.3 μ on this gate insulating film. This N^+ semiconductor film is removed utilizing a resist (6) by a photoetching method. Then phosphorous is added to the regions to be a source and a drain utilizing this resist and an N^+ semiconductor gate electrode portion (4) as a mask by an ion implanting method at a concentration of 1 x 10^{20} cm⁻³, as shown in Fig. 1 (B). Thus a pair of impurity regions (7) and (8) are formed.

After the resist of the gate electrode is removed, strong light (10) anneal is performed on the whole substrate. That is, light is irradiated in a linear shape utilizing an extra-high pressure mercury lamp (output of 5 KW, wavelength of 250 to 600 nm, diameter of 15 mmØ, length of 180 mm) having a parabolic reflection mirror at its back side and a quartz cylindrical lens (focal distance of 150 cm, converging width of 2 mm, length of 180 mm) in its front. The irradiated part

of the substrate is scanned at a speed of 5 to 50 cm/min. to have strong light irradiate to the entire surface of the substrate of 10 cm x 10 cm. Because a large amount of phosphorous has been added to the gate electrode portion, this electrode absorbs enough light and polycrystallizes itself. The impurity regions (7) and (8) once dissolve and recrystallize. They dissolve in the direction of scanning, that is, in the direction of X. Recrystallization is shifted (transported). As a result, compared with the case of merely heating or irradiating the entire substrate evenly, grain size of crystals can be made bigger because a system of crystal grain growth has been added.

This region which has been polycrystallized reaches the entire peripheral region of the impurity regions. As shown in figure, the bottom of this polycrystallized region reaches even the substrate (1). As shown by broken lines (11) and (11'), the polycrystallized regions extend into the channel formation region beyond junction interfaces (17) and (17') of the impurity regions (7) and (8) by 0.3 to 3 μ . Morphological interfaces (15) and (15') are provided under the gate electrode. That is, the ends (15) and (15') extend into the channel formation region beyond the ends of the gate electrode (16) and (16'). Because N (7), (8) - I (2) junction interfaces (17) and (17') are provided inside of the crystallized region in the I type semiconductor can be determineded by scanning speed and intensity (the level

of irradiation) of light anneal.

In the figure, after the process in Fig. 1 (B), PIQ is coated on the whole surface in a thickness of 2 μ , and formed as electrode holes (13) and (13'), then as ohmic contact of aluminum and its leads (14) and (14'). In the process of forming these (14) and (14') being a second layer, they can be connected with the gate electrode (4).

As a result of this light anneal, sheet resistance of the impurity regions changed from 4 x 10^{-3} (Ω cm) $^{-1}$ before light irradiation to 1 x 10^{+2} (Ω cm) $^{-1}$. This change in the electric conductivity characteristic is clearly shown.

As shown in curved line (21) of Fig. 2, drain breakdown voltage can be made up to 60 V in the case that the length of the channel formation region is 10 μ and the width of the channel is 1 mm. This is a condition when the gate voltage is at $V_{GG} = 10$ V. This drain breakdown voltage is a great improvement compared with the conventionally known thin film transistor wherein junction region of an amorphous structure has drain breakdown voltage widely varying from 30 to 50 V. [Effect]

Because the present invention utilizes the manufacturing process of forming and processing films gradually from lower levels, large-area large-scale integration is realized. Therefore as many as 500×500 pieces of IGFs can be formed in a $30 \text{ cm} \times 30 \text{ cm}$ panel, and can be utilized as IGFs for controlling

liquid crystal display elements.

A semiconductor which has been polycrystallized or single crystallized by light anneal process is extended to the channel formation region. As a result, the drain breakdown voltage is increased more than that of the conventional method, by 20 V or more.

As this light anneal utilizes ultraviolet rays, crystallization from the surface of the semiconductor to the portion inside is promoted. Thus electric current flowing through the channel formation region near the gate insulating film to the fully polycrystallized or single crystallized impurity regions near the surface can be controlled with no problem.

Single crystal semiconductors are not at all utilized as substrates. Thus the portion inside of the channel formation region apart from the source and the drain can keep the state as a non-single crystal semiconductor without being influenced by the light irradiation anneal process. Therefore OFF-state current can be made $1/10^3$ to $1/10^4$ of that of a single crystal semiconductor.

Because the source and the drain are formed by light anneal after formation of the gate, the interface of the gate insulator will not be contaminated and its characteristic is stable. Unlike the conventional method, not only quartz glass but also soda glass, and a heat endurable organic film can be utilized

as optional substrate materials.

The formation of a semiconductor - a gate insulator - a gate electrode comprising a channel formation region of interfaces of different materials and the processes in the same reaction chamber can be performed without being exposed to the air. Thus it is characterized in that interface traps are rarely generated.

In the present invention, it is preferable that each impurity concentration of oxygen, carbon and nitrogen in the non-single crystal semiconductor of the channel formation region is 5 x 10^{18} cm⁻³ or less. In the conventionally known IGF, impurities are mixed in the channel layer at a concentration of 1 to 3 x 10^{20} cm⁻³. In the case of utilizing an amorphous silicon semiconductor, life time of carriers, especially that of holes, are shortened. Thus, in terms of characteristics, current flown is as little as 1/3 or less of that of the present invention. In addition, hysteresis characteristic is observed when drain electric field is applied at 2 x 10^6 V/cm or more to I_{DD} - V_{GG} characteristic. On the other hand, when oxygen is 5 x 10^{18} cm⁻³ or less, hysteresis is not observed even with an electric potential of 3 x 10^6 V/cm.

4. Brief Description of the Drawings

Fig. 1 shows cross sectional views of the manufacturing processes of the insulated gate field effect semiconductor

device of the present invention.

Fig. 2 shows characteristis of drain current - gate voltage.

Applicant

Semiconductor Energy Laboratory Co., Ltd.

Representative: Shunpei YAMAZAKI

⑲ 日本国特許庁(JP)

① 特許出願公開

⑩公開特許公報(A)

昭60-245173

@Int.Cl.4

識別記号

庁内整理番号

码公開 昭和60年(1985)12月4日

H 01 L 29/78 // H 01 L 21/324 8422-5F 6603-5F

審査請求 有

発明の数 1 (全4頁)

毎発明の名称

絶縁ゲイト型半導体装置

②特 関 昭59-100251

20出 願昭59(1984)5月18日

70発明者 山崎

舜 平

東京都世田谷区北烏山7丁目21番21号 株式会社半導体エ

ネルギー研究所内

⑪出 願 人 株式会社 半導体エネ

東京都世田谷区北烏山7丁目21番21号

ルギー研究所

明 和 和

1.発明の名称

絶縁ゲイト型半導体装置

2.特許額求の範囲

- 1. 組録ゲイト型電界効果トランジスタのチャネル形成領域は水素またはハロゲン元素が添体に 時後するソースおよびドレインを構成する一 対の不純物領域は前記非単結晶半導体より 結晶化が助長されて設けられ、かつ核結晶に が助長されて設けられ、前記がイト型 後下のチャネル形成領域の内部にわたって設 けられたことを特徴とする絶録ゲイト型半導 体装置。
- 2.特許請求の範囲第1項において、水常または ハロゲン元素が1原子が以上の機度に抵加されたチャネル形成領域は非単結晶半導体と該 半導体に比べて結晶化が助長されて設けられた半導体とにより設けられたことを特徴とする絶縁ゲイト型半導体装置。

3.発明の詳細な説明

「産業上の利用分野」

本発明は半導体集積回路、液晶表示パネル等に 用いられる絶縁ゲイト型電界効果半導体装置(以 下IGP という)に関する。

「従来の技術」

単結晶建素を用いたIGP は広く半導体分野に用いられている。その代表例は本発明人の発明になる特公昭50─1986「半導体装置およびその作製方法」である。しかしチャネル形成領域を単結晶半導体を用いるのではなく、水素またはハロゲン元素が1原子%以上の湿度に添加された非単結晶半導体により設けられたIGP は本発明人の出願による特願昭53−124021「半導体装置およびその作製方法」(昭和53年10月7日出職)がその代表例である。

かかる水素またはハロゲン元素が添加された半 準体特に珪素半導体がチャネル形成領域に用いられたIGP は、オフ電流が従来より公知の単結晶半 球体を用いた場合に比べて10°~10°分の1も小

(1)

しかし他方、かかるIGF においては、ソース、ドレインの作製をCVB 法(プラズマCVD 法を含む)により薄膜のディポジッションにより行うのではなくイオン注入等により抵加し、かつその添加物を400 で以下の水素またはハロゲン元素が脱気し

(8)

結晶化度がチャネル形成領域よりも助長された半 導体、特に著しくは多結晶または単結晶構造の 準体にこの結晶化をチャネル形成領域にまで化を せることによりPIまたはNI接合部を結晶化とのである。 かくすることによりPIまたはNI接合部を結晶化とののである。 チャネル形成領域はオフ電流を少なくするため チャネル形成領域はオフ電流を少なたまり が素またはのの耐圧の向上(アバランシェを する少なでの耐圧の向上(アバランシェを は域をPIまたはNI接合界面近傍に設けたものである。

「作用」

その結果、本発明のIGP の構造は、ソース、ドレイン、特にドレインの接合耐圧を単結品半導体と国様に高くすることができ、従来のアモルファス半導体を含む環膜トランジスタに比べ20V 近くも向上させることができた。加えてゲイト電極が基板上のチャネル形成領域を構成する非単結晶半導体の上方に設けられ、かつこの半導体の光学的

ない温度範囲でアニールにより活性のドナーまた はアクセプタとしなければならない。

加えて、ソース、ドレイン、特にドレインとチ + ネル形成領域との間での逆耐圧の向上が求めら れている。

『問題を解決するための手段』

(4)

Bg(珪素半導体の場合1.7~1.8eV)に対し1.6~1.8eV と殆ど同じ光学的Bgを有しかつ活性な不絶物領域を得ることができた。かくのごとく、Bgがチャネル形成領域と同じまたは低略同じであるため、IGP の「OF」、「OPP」に対しオン電流が立ち上がり時に彼れにくかったり、また他方、電流がたち下がり時にダラダラ彼れてしまったりすることがない、いわゆるオフ電波が少なく、かつオン、オフを高速応答で行うことができた。

以下に実施例により本発明を説明する。 「実施例1」

基板(1) として第1図(A) に示すごとく、厚さ
1.1mm の石英ガラス基板IOcm×10cmを用いた。この上面に、シラン(SiH。)のプラズマCVD(高周彼敦
13.56Hz, 基板温度210 で) により水素がI原子
%以上の傷度に添加されたアモルファス構造を含む非単結晶半導体(2) を0.2 μの厚さに形成した。
さらにこの上面に光CVD 法により留化珪素膜(3)
をゲイト絶縁膜として積層した。即ちSi=B。とアンモニアまたはヒドラジンとの反応(2537人の治

(6)

化工艺医验检验医神经检验检验检验 医高温电子 化物质管 电流电流 计二元语言

長を含む低圧水銀灯、基板温度250 ℃)により、 Si∍N。を水銀増感法を用いることなしに1000人の 厚さに作觀した。

この後、IGP を形成する領域(5) を除く他部をプラズマエッチング法により除去した。反応はCP。+0x(5%)で13.56MHz、室温で行った。このゲイト 抱縁膜上にN*の導電型の微結晶または多結晶半導体を0.3 μの厚さに積層した。このN*の半導体設をレジスト(6) を用いてフォトエッチング法で除去した後、このレジストとN*半導体のゲイト電極郎(4) とをマスクとしてソース、ドレインとなる領域にイオン柱入法により1×10²°ca⁻²の適度に第1図(8) に示すごとくリンを抵加し、一対の不義物領域(7),(8) を形成した。

さらにこの基板全体に対し、ゲイト電極のレジストを除去した後、強光(10)の光アニールを行った。即ち、超高圧水銀灯(出力5km,被長250~600nm, 光径15mm,。長さ180mm)に対し裏面側は放物面の反射鏡を用い前方に石英のシリンドリカルレンズ(娘点距離150cm,集光部巾2mm,長さ180mm)に

(7)

はゲイト電極の嫡郎(16)、(16')よりもチャネル形成領域内側にわたって設けられている。かくのごとく、H(7)、(8)—I(2)接合界面(17)、(17')が結晶化領域内部に設けられているため、逆バイアスに対し接合の破壊電圧が大きくなり高耐圧IGFを作ることができた。このI型半導体内の結晶化半導体の領域の程度は光アニールの走査スピード、独成(照膜)によって決めることができる。

図面においては、この第1図(B) の工程の後、P10 を全面に2μの厚さにコートし、さらに電極穴(13)(13') に形成した後、アルミニュームのオームコンタクトおよびそのリード(14)、(14')を形成している。この2層目の(14)、(14')の形成の際、ゲイト電極(4) と連結してもよい。

この光アニールの結果、不純物領域のシート抵抗が光照射的の 4 × 10⁻²(Qcm) ⁻¹より 1 × 10^{*2}(Qcm) ^{*1}に比べ光照射アニールの後の電気伝導皮特性の変化により明らかにすることができた。

さらにそのドレイン耐圧は第2関曲線(21)に示されるごとく、チャネル形成領域の長さが10μの

より線状に照射部を構成した。この照射部に対し 基板の照射面を5 ~50cm/ 分の速度例えば10cm/ 分の速さで走査(スキャン) し、基板10cm×10cm の全面に軸光が照射されるようにした。

かくするとゲイト電極部はゲイト電極側にリンが多量に添加されているため、この電極は十分光を吸収し多結晶化した。また不純物領域(7)、(8)は一度溶融し再結晶化することにより走査する方向即ち×方向に溶融、再結晶がシフト(移動)させた。その結果単に全面に均一に加熱または光照射するのみに比べ、成長機構が加わるため結晶粒径を大きくすることができた。

この強光アニールにより多結晶化した領域を、不純物領域の外側の全領域にまで及ぼしめた。このため図面に示されるごとく、その底面は基板(1)上にまで至り、破缺(11)、(11')に示したごとく、不純物領域(7)、(8) の接合界面(17)、(17')よりもチャネル形成領域に0.3 ~3 μの深さにわたって設けられ、モホロジ的な界面(15)、(15')はゲイト電極下に設けられている。即ちその鳴部(15)(15')

(8)

場合、チャネル巾が1mm の条件下において、60V まで作ることができた。これはゲイト電圧 V * * * = 10V とした時の条件である。

これはこの接合領域がアモルファス構造の従来 より公知の薄膜トランジスタにおいては、30~50 ▼ と大きくばらつくことを考えると、大きな進歩 であった。

「効果」

本発明は下側から漸次被膜を形成し加工するという製造工程を採用したため、大面積大規模集積化を行うことが可能になった。そのため大面積例えば30cm×30cmのパネル内に500×500ケのICPの作製すらも可能とすることができ、液晶表示素子の制御用IGFとして応用することができた。

光アニールプロセスにより多結晶化または単結 晶化した半導体をチャネル形成領域にまで延在させた。このためドレイン耐圧を従来より20V以上 同上させることができるようになった。

この光アニールを繋外線で行うため、半導体の 表面より内部方向への結晶化を助長させた。この

(9)

(10)

ため十分に多結晶化または単結晶化した表面近傍 の不純物領域へチャネル形成領域におけるゲイト 絶縁膜のごく近傍に流れる電流制御を支障なく行 うことが可能となった。

基板として単結晶半導体をまったく用いていない。このため光限射アニール工程に際し、チャネル形成領域のソース、ドレインより離れた内部はまったく何等の影響を受けず非単結晶半導体の状態を保持できる。そのためオフ電流を単結晶半導体の1/10°~1/10°にすることができた。

ゲイトを作った後ソース、ドレインを光アニールで作製するため、ゲイト総縁物界面に汚動が付着することがなく特性が安定していた。

さらに従来より公知の方法に比べ、基板材料と して石英ガラスのみならず任意の基板であるソー ダガラス、耐熱性有機フィルムをも用いることが できる。

異様材料界面であるチャネル形成領域を構成する半導体―ゲイト絶縁物―ゲイト電極の形成と同一反応炉内でのプロセスにより、大気に触れさせ

(11)

ることなく作り得るため、界面単位の発生が少な いという特長を有する。


なお本発明において、チャネル形成領域の非単 結品半導体の酸素、炭素および窒素のいすれもが 5 × 10 **ca-**以下の不能物機度であることが好は しい。即ちこれらが従来公知のIGP においてしている。 アモルファス建業半導体を用いる まった。 アモルファス建業半導体を用いる おい短くなり、特性が本発明が有する特性の 1 / 3 以下の電流しかが変れない。 加えてヒステリシス 特性を **ss--- V **se 特性にドレイン電界を 2 × 10 **V / / ca 以上加える場合に観察されてしまった。 また 他方酸素を 5 × 10 ** / ca の電圧においてもヒステリシスの存在が観察 ではなかった


4. 図面の簡単な説明

第1図は本発明の絶縁ゲイト型電界効果半導体 装置の製造工程の縦断面図を示す。

第2図はドレイン電流─ドレイン電圧の特性を 示す。

(12)





Children (grantstein) i kalk gelekalija istruk (filosofi filosofi filosofi